




Aula 9

Engenharia de Sistemas Embarcados
 Prof. Abel Guilhermino
 Tópico: Arquitetura ARM (MCB2300)




ARM7 NXP LPC2368



128/256/512-KB ISP/IAP 128-kbit-wide FLASH	E-ICE/RTM interface embedded trace macrocell
16- to 40-KB SRAM	Enhanced vectored interrupt controller
16-/32-bit ARM7TDM-S core	
Power management, Watchdog timer, internal RC, PLL	
10/100 Ethernet MAC with 16-KB SRAM	CAN 0, 1
USB 2.0 full-speed device with PHY, DMA, and 4-KB RAM FIFO	General-purpose DMA controller
8-channel/10-bit A/D converter	1-channel/10-bit D/A converter
Capture/compare timer 0, 1, 2, 3	PWM 0, 1
UART 0, 2, 3 UART 1 with modem control	SD/MMC card interface
PS	PC 0, 1, 2
SSP 0, 1 SPI 0	RTC with 2-KB battery RAM

I/O Ports (70) (104 for LPC2378)

Key Features:

- 32-bit ARM7[®] Core Architecture
- 72MHz operation (64 Dhrystone MIPS)
- Up to 512kB on-chip Flash and 58kB SRAM
- Ethernet 10/100 MAC with DMA
- USB 2.0 full-speed device with PHY and DMA
- CAN 2.0B with two channels
- General-purpose DMA controller
- I²S, three I²C, three SPI/SSP, and four UARTs
- 4MHz internal RC (IRC) oscillator trimmed to 1% accuracy

Engenharia de Sistemas Embarcados

Comunicação - CIn / UFPE

Aplicações


Applications

- Industrial control
- Medical systems
- Protocol converter
- Communications

Type number	Flash (K-B)	Local bus	Ethernet buffers	GP/USB	RTC	SRAM (K-B)	Total	Ethernet	USB device * 4-MB FIFO	SD/MMC	GP DMA	Channels
LPC2368FBD100	128	8	16	8	2	34	RMII	yes	no	yes	2	6
LPC2368FBD100	128	8	16	8	2	34	RMII	yes	no	yes	2	6
LPC2368FBD100	128	8	16	8	2	34	RMII	yes	no	yes	2	6
LPC2368FBD100	256	32	16	8	2	58	RMII	no	no	yes	-	6
LPC2368FBD100	256	32	16	8	2	58	RMII	yes	no	yes	2	6
LPC2368FBD100	512	32	16	8	2	58	RMII	no	yes	yes	-	6
LPC2368FBD100	512	32	16	8	2	58	RMII	yes	yes	yes	2	6
LPC2368FBD100	512	32	16	8	2	58	RMII	yes	yes	yes	2	6

Engenharia de Sistemas Embarcados 3

ARM7 MCB2300




* MCB2388 and later MCB2387 boards only

Engenharia de Sistemas Embarcados 4

Arquitetura (LPC2368)


- Core do ARM7TDMI-S
- Flash Memory 512kB
- SRAM Memory 58kB
- System Control Block
- Interrupt Controller
- AMBA-AHB Bus
- VPB Peripheral Bus









(1) LPC2367/8 only
(2) LPC2368/688 only

Pinagem

- P0 - 32 I/O pins



LPC2144/2146/2148



Pin Connect Block

- O bloco de conexão do pino permite selecionar pinos do microcontrolador para ter mais do que uma função.
- Registradores de configuração controlam os multiplexadores para permitir conexão entre pinos e os periféricos do chip.
- Seleção de uma função na porta do pino exclui todas as outras funções.
- Módulo com 2 registradores:
 - PINSELO, PINSEL1, PINSEL2, PINSEL3 e PINSEL4

Table 102. Pin function select register bits

PINSELO to PINSEL9 Values	Function	Value after Reset
00	Primary (default) function, typically GPIO port	00
01	First alternate function	
10	Second alternate function	
11	Third alternate function	

PINMODE

- Controla características de pull-up e pull-down de todas as portas.

The PINMODE registers control the on-chip pull-up/pull-down resistor feature (the mode) for all ports. The on-chip pull-up/pull-down resistor can be selected for every pin regardless of the function on this pin with the exception of the I²C pins and the USB pins (see Section 9-5.13). Two bits are used to control the mode of a port pin. Bits are reserved for unused pins as in the PINSEL registers.

Table 103. Pin Mode Select register Bits

PINMODE0 to PINMODE9 Values	Function	Value after Reset
00	Pin has an on-chip pull-up resistor enabled.	00
01	Reserved. This value should not be used.	
10	Pin has neither pull-up nor pull-down resistor enabled.	
11	Pin has an on-chip pull-down resistor enabled.	

Registrador PINSELO

PINSELO	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P0.0	GPIO Port 0.0	RD1	TXD3	SDA1	00
3:2	P0.1	GPIO Port 0.1	TD1	RXD3	SCL1	00
5:4	P0.2	GPIO Port 0.2	TXD0	Reserved	Reserved	00
7:6	P0.3	GPIO Port 0.3	RXD0	Reserved	Reserved	00
9:8	P0.4	GPIO Port 0.4	I2SRX_CLK	RD2	CAP2.0	00
11:10	P0.5	GPIO Port 0.5	I2SRX_WS	TD2	CAP2.1	00
13:12	P0.6	GPIO Port 0.6	I2SRX_SDA	SSEL1	MAT2.0	00
15:14	P0.7	GPIO Port 0.7	I2STX_CLK	SCK1	MAT2.1	00
17:16	P0.8	GPIO Port 0.8	I2STX_WS	MISO1	MAT2.2	00
19:18	P0.9	GPIO Port 0.9	I2STX_SDA	MISO1	MAT2.3	00
21:20	P0.10	GPIO Port 0.10	TXD2	SDA2	MAT3.0	00
23:22	P0.11	GPIO Port 0.11	RXD2	SCL2	MAT3.1	00
25:24	-	Reserved	Reserved	Reserved	Reserved	00
27:26	-	Reserved	Reserved	Reserved	Reserved	00
29:28	-	Reserved	Reserved	Reserved	Reserved	00
31:30	P0.15	GPIO Port 0.15	TXD1	SCK0	SCK	00

Registrador PINSEL1

Table 107. Pin function select register 1 (PINSEL1 - address 0xE002 C004) bit description (LPC2364/65/66/67/68 and LPC2387)

PINSEL1	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P0.16	GPIO Port 0.16	RXD1	SSEL0	SSEL	00
3:2	P0.17	GPIO Port 0.17	CTS1	MISO0	MISO	00
5:4	P0.18	GPIO Port 0.18	DCD1	MOSI0	MOSI	00
7:6	P0.19	GPIO Port 0.19	DSR1	MCCLK	SDA1	00
9:8	P0.20	GPIO Port 0.20	DIR1	MCICMD	SCL1	00
11:10	P0.21	GPIO Port 0.21	R11	MCPIWR	RD1	00
13:12	P0.22	GPIO Port 0.22	RTS1	MCICDAT	TD1	00
15:14	P0.23	GPIO Port 0.23	AD0.0	I2SRX_WS	CAP3.1	00
17:16	P0.24	GPIO Port 0.24	AD0.1	I2SRX_WS	CAP3.1	00
19:18	P0.25	GPIO Port 0.25	AD0.2	I2SRX_SDA	TXD3	00
21:20	P0.26	GPIO Port 0.26	AD0.3	AOUT	RXD3	00
23:22	P0.27	GPIO Port 0.27	SDA0	Reserved	Reserved	00
25:24	P0.28	GPIO Port 0.28	SCL0	Reserved	Reserved	00
27:26	P0.29	GPIO Port 0.29	USB_D-1	Reserved	Reserved	00
29:28	P0.30	GPIO Port 0.30	USB_D+1	Reserved	Reserved	00
31:30	P0.31	Reserved	Reserved	Reserved	Reserved	00

Registrador PINSEL2

Table 109. Pin function select register 2 (PINSEL2 - address 0xE002 C008) bit description (LPC2364/65/66/67/68, LPC2377/78, LPC2387, LPC2388)

PINSEL2	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P1.0	GPIO Port 1.0	ENET_TXD0	Reserved	Reserved	00
3:2	P1.1	GPIO Port 1.1	ENET_TXD1	Reserved	Reserved	00
5:4	P1.2	Reserved	Reserved	Reserved	Reserved	00
7:6	P1.3	Reserved	Reserved	Reserved	Reserved	00
9:8	P1.4	GPIO Port 1.4	ENET_TX_EN	Reserved	Reserved	00
11:10	P1.5	Reserved	Reserved	Reserved	Reserved	00
13:12	P1.6	Reserved	Reserved	Reserved	Reserved	00
15:14	P1.7	Reserved	Reserved	Reserved	Reserved	00
17:16	P1.8	GPIO Port 1.8	ENET_CR_S	Reserved	Reserved	00
19:18	P1.9	GPIO Port 1.9	ENET_RXD0	Reserved	Reserved	00
21:20	P1.10	GPIO Port 1.10	ENET_RXD1	Reserved	Reserved	00
23:22	P1.11	Reserved	Reserved	Reserved	Reserved	00
25:24	P1.12	Reserved	Reserved	Reserved	Reserved	00
27:26	P1.13	Reserved	Reserved	Reserved	Reserved	00
29:28	P1.14	GPIO Port 1.14	ENET_RX_ER	Reserved	Reserved	00
31:30	P1.15	GPIO Port 1.15	ENET_REF_CLK	Reserved	Reserved	00

Registrador PINSEL3

Table 110. Pin function select register 3 (PINSEL3 - address 0xE002 C00C) bit description (LPC2364/65/66/67/68 and LPC2387)

PINSEL3	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P1.16	GPIO Port 1.16	ENET_MDIO	Reserved	Reserved	00
3:2	P1.17	GPIO Port 1.17	ENET_IDIO	Reserved	Reserved	00
5:4	P1.18	GPIO Port 1.18	USB_UP_LED1	PWM1.1	CAP1.0	00
7:6	P1.19	GPIO Port 1.19	USB_TX_ET[2]	USB_PPWR1	CAP1.1	00
9:8	P1.20	GPIO Port 1.20	USB_TX_DP1[2]	PWM1.2	SCK0	00
11:10	P1.21	GPIO Port 1.21	USB_TX_DM1[2]	PWM1.3	SSEL0	00
13:12	P1.22	GPIO Port 1.22	USB_RCVR[2]	USB_PWRD1	MAT1.0	00
15:14	P1.23	GPIO Port 1.23	USB_RX_DP[2]	PWM1.4	MISO0	00
17:16	P1.24	GPIO Port 1.24	USB_RX_DM1[2]	PWM1.5	MOSI0	00
19:18	P1.25	GPIO Port 1.25	USB_LS[2]	USB_HSTEN	MAT1.1	00
21:20	P1.26	GPIO Port 1.26	USB_SSPND[2]	PWM1.6	CAP0.0	00
23:22	P1.27	GPIO Port 1.27	USB_INT[2]	USB_OVRGR	CAP0.1	00
25:24	P1.28	GPIO Port 1.28	USB_SCL1[2]	PCAP1.0	MAT0.0	00
27:26	P1.29	GPIO Port 1.29	USB_SDA1[2]	PCAP1.1	MAT0.1	00
29:28	P1.30	GPIO Port 1.30	Reserved	V _{usb}	AD0.4	00
31:30	P1.31	GPIO Port 1.31	Reserved	SCK1	AD0.5	00

Registrador PINSEL4

Table 112. Pin function select register 4 (PINSEL4 - address 0xE002 C010) bit description (LPC2334/45/66/67/68 and LPC2337)

PINSEL4	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	TRACECLK	00
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	PIPESTAT0	00
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	PIPESTAT1	00
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	PIPESTAT2	00
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	TRACESYNC	00
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	TRACEPKT0	00
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	TRACEPKT1	00
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	TRACEPKT2	00
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	TRACEPKT3	00
19:18	P2.9	GPIO Port 2.9	USB_CONNECT1	RXD2	EXTINQ	00
21:20	P2.10	GPIO Port 2.10	EINT0	Reserved	Reserved	00
23:22	P2.11	GPIO Port 2.11	EINT1	MCI DAT1	I2STX_CLK	00
25:24	P2.12	GPIO Port 2.12	EINT2	MCI DAT2	I2STX_WS	00
27:26	P2.13	GPIO Port 2.13	EINT3	MCI DAT3	I2STX_SDA	00
29:28	P2.14	Reserved	Reserved	Reserved	Reserved	00
31:30	P2.15	Reserved	Reserved	Reserved	Reserved	00

GPIO (General Purpose Input/Output Ports)


- Portas programáveis de entrada e saída de dados.
- Entradas e saídas de propósito geral
- Usadas para prover uma interface entre os periféricos e os microcontroladores.
- O número de GPIOs disponíveis depende do uso de funções alternativas.

Table 131. GPIO pin description

Pin Name	Type	Description
P0 [31:0]	Input/	General purpose input/output. These are typically shared with other peripherals functions and will therefore not all be available in an application. Packaging options may affect the number of GPIOs available in a particular device (see Table 1-2 and Table 9-10).
P1 [31:0]	Output	
P2 [31:0]		
P3 [31:0]		
P4 [31:0]		Some pins may be limited by requirements of the alternate functions of the pin. For example, the pins containing the PC2 function are open-drain for any function of that pin. Details may be found in the LPC2300 pin description.

GPIO (General Purpose Input/Output Ports)

- Registradores:
 - IOODIR: Registrador que associa a direção de cada bit I/O do Port. Se "1" configurado como saída e se "0" configurado como entrada.
 - IOOSET: Setar com "1", força nível alto para aquele bit da porta durante a saída.
 - IOOCLR: Setar com "1", força nível baixo para aquele bit da porta durante a saída
 - IOPIN: Contém o valor atual dos pinos




CAN (Controller Area Network)

- Protocolo de comunicação High Performance para comunicação de dados serial.
- Suporta controle em tempo real distribuído com alto nível de segurança.
- Usados em ambientes industriais, automotivos e redes de alta velocidade.

UART

- Pino 19: TXD0 - UART0
- Pino 21: RXD0 - UART0
- Pino 33: TXD1 - UART1
- Pino 34: RXD1 - UART1



UART0

Bit	Symbol	Description	Reset value
7:0	RBR	The UART0 Receiver Buffer Register contains the oldest received byte in the UART0 Rx FIFO.	undefined

Name	Description	Bit functions and addresses							Access	Reset value	Address	
		MSB	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2				BIT1
UOBR	Receiver Buffer Register	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	RO	NA	0xE000 C000 (DLAB=0)
UOTHR	Transmit Holding Register	8-bit Write Data							WO	NA	0xE000 C000 (DLAB=0)	
UODLL	Divisor Latch LSB	8-bit Data							R/W	0x01	0xE000 C000 (DLAB=1)	
UODLM	Divisor Latch MSB	8-bit Data							R/W	0x00	0xE000 C004 (DLAB=1)	
UIOIER	Interrupt Enable Register	-	-	-	-	-	-	-	En.ABTO En.ABEO	R/W	0x00	0xE000 C004 (DLAB=0)
UIOIR	Interrupt ID Reg.	FIFOs Enabled							RO	0x01	0xE000 C008	
UIOFCR	FIFO Control Register	RX Trigger	-	-	-	IIR3	IIR2	IIR1	IIR0	WO	0x00	0xE000 C008
UIOLCR	Line Control Register	DLAB	Set Break	Stick Parity	Even Par Select	Parity Par Select	No. of Stop Bits	Word Length Select	Int. Ch	R/W	0x00	0xE000 C00C
UIOLSR	Line Status Register	RX FIFO Error	TEMT	THRE	BI	FE	PE	CE	DR	RO	0x00	0xE000 C014
UIOSCR	Scratch Pad Reg.	8-bit Data							R/W	0x00	0xE000 C01C	
UIOACR	Auto-baud Control Register	-	-	-	-	-	ABTO	ABEO	Int. Ch	R/W	0x00	0xE000 C020
UIOFDR	Fractional Divider Register	-	-	-	-	-	Aut.Rstrt.	Mode	Start	RO	0x10	0xE000 C028
UIOTER	TX Enable Reg.	TXEN	-	-	-	-	-	-	-	R/W	0x00	0xE000 C030

UART0		Bit	Symbol	Description	Reset value
7.0	THR			Writing to the UART0 Transmit Holding Register causes the data to be stored in the UART0 transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available.	NA

Name	Description	Bit functions and addresses								Access	Reset value ³	Address				
		MSB				LSB										
		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0							
UORBR	Receiver Buffer Register	8-bit Read Data								RO	NA	0xE000 C000 (DLAB=0)				
UOTHR	Transmit Holding Register	8-bit Write Data								WO	NA	0xE000 C000 (DLAB=0)				
UODLL	Divisor Latch LSB	8-bit Data								R/W	0x01	0xE000 C000 (DLAB=1)				
UODLM	Divisor Latch MSB	8-bit Data								R/W	0x00	0xE000 C004 (DLAB=1)				
UIER	Interrupt Enable Register	-	-	-	-	-	-	-	-	EnABTO	EnABEO	R/W	0x00	0xE000 C004 (DLAB=0)		
UIOR	Interrupt ID Reg.	-	-	-	-	-	-	-	-	EnRX Lin.St.Int	EnRX THRE.Int	EnRX DAB.AvInt	RO	0x01	0xE000 C008	
UF0CR	FIFO Control Register	-	-	-	-	-	-	-	-	FIFos Enabled	RX Trigger	TX FIFO Reset	RX FIFO Enable	WO	0x00	0xE000 C008
UOLCR	Line Control Register	DLAB	Set Break	Stick Parity	Even Par.Selct	Parity Enable	No. of Stop Bits	Word Length Select					R/W	0x00	0xE000 C00C	
UOLSR	Line Status Register	RX FIFO Error	TEMT	THRE	BI	FE	PE	OE	DR				RO	0x60	0xE000 C014	
UOSCR	Scratch Pad Reg.	8-bit Data								R/W	0x00	0xE000 C01C				
UOACR	Auto-baud Control Register	-	-	-	-	-	-	-	-	ABTO Int.Cir	ABEO Int.Cir	R/W	0x00	0xE000 C020		
UOFDR	Fractional Divider Register	-	-	-	-	-	-	-	-	Aut.RsInt	Mode	Start	RO	0x10	0xE000 C028	
UOTER	TX Enable Reg.	TXEN	-	-	-	-	-	-	-	-	-	-	R/W	0x80	0xE000 C030	

UART0		Bit	Symbol	Description	Reset value
7.0	DLL			The UART0 Divisor Latch LSB Register, along with the UODLM register, determines the baud rate of the UART0.	0x01

Name	Description	Bit functions and addresses								Access	Reset value ³	Address				
		MSB				LSB										
		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0							
UORBR	Receiver Buffer Register	8-bit Read Data								RO	NA	0xE000 C000 (DLAB=0)				
UOTHR	Transmit Holding Register	8-bit Write Data								WO	NA	0xE000 C000 (DLAB=0)				
UODLL	Divisor Latch LSB	8-bit Data								R/W	0x01	0xE000 C000 (DLAB=1)				
UODLM	Divisor Latch MSB	8-bit Data								R/W	0x00	0xE000 C004 (DLAB=1)				
UIER	Interrupt Enable Register	-	-	-	-	-	-	-	-	EnABTO	EnABEO	R/W	0x00	0xE000 C004 (DLAB=0)		
UIOR	Interrupt ID Reg.	-	-	-	-	-	-	-	-	EnRX Lin.St.Int	EnRX THRE.Int	EnRX DAB.AvInt	RO	0x01	0xE000 C008	
UF0CR	FIFO Control Register	-	-	-	-	-	-	-	-	FIFos Enabled	RX Trigger	TX FIFO Reset	RX FIFO Enable	WO	0x00	0xE000 C008
UOLCR	Line Control Register	DLAB	Set Break	Stick Parity	Even Par.Selct	Parity Enable	No. of Stop Bits	Word Length Select					R/W	0x00	0xE000 C00C	
UOLSR	Line Status Register	RX FIFO Error	TEMT	THRE	BI	FE	PE	OE	DR				RO	0x60	0xE000 C014	
UOSCR	Scratch Pad Reg.	8-bit Data								R/W	0x00	0xE000 C01C				
UOACR	Auto-baud Control Register	-	-	-	-	-	-	-	-	ABTO Int.Cir	ABEO Int.Cir	R/W	0x00	0xE000 C020		
UOFDR	Fractional Divider Register	-	-	-	-	-	-	-	-	Aut.RsInt	Mode	Start	RO	0x10	0xE000 C028	
UOTER	TX Enable Reg.	TXEN	-	-	-	-	-	-	-	-	-	-	R/W	0x80	0xE000 C030	

UART0		Bit	Symbol	Description	Reset value
7.0	DLM			The UART0 Divisor Latch MSB Register, along with the UODLL register, determines the baud rate of the UART0.	0x00

Name	Description	Bit functions and addresses								Access	Reset value ³	Address				
		MSB				LSB										
		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0							
UORBR	Receiver Buffer Register	8-bit Read Data								RO	NA	0xE000 C000 (DLAB=0)				
UOTHR	Transmit Holding Register	8-bit Write Data								WO	NA	0xE000 C000 (DLAB=0)				
UODLL	Divisor Latch LSB	8-bit Data								R/W	0x01	0xE000 C000 (DLAB=1)				
UODLM	Divisor Latch MSB	8-bit Data								R/W	0x00	0xE000 C004 (DLAB=1)				
UIER	Interrupt Enable Register	-	-	-	-	-	-	-	-	EnABTO	EnABEO	R/W	0x00	0xE000 C004 (DLAB=0)		
UIOR	Interrupt ID Reg.	-	-	-	-	-	-	-	-	EnRX Lin.St.Int	EnRX THRE.Int	EnRX DAB.AvInt	RO	0x01	0xE000 C008	
UF0CR	FIFO Control Register	-	-	-	-	-	-	-	-	FIFos Enabled	RX Trigger	TX FIFO Reset	RX FIFO Enable	WO	0x00	0xE000 C008
UOLCR	Line Control Register	DLAB	Set Break	Stick Parity	Even Par.Selct	Parity Enable	No. of Stop Bits	Word Length Select					R/W	0x00	0xE000 C00C	
UOLSR	Line Status Register	RX FIFO Error	TEMT	THRE	BI	FE	PE	OE	DR				RO	0x60	0xE000 C014	
UOSCR	Scratch Pad Reg.	8-bit Data								R/W	0x00	0xE000 C01C				
UOACR	Auto-baud Control Register	-	-	-	-	-	-	-	-	ABTO Int.Cir	ABEO Int.Cir	R/W	0x00	0xE000 C020		
UOFDR	Fractional Divider Register	-	-	-	-	-	-	-	-	Aut.RsInt	Mode	Start	RO	0x10	0xE000 C028	
UOTER	TX Enable Reg.	TXEN	-	-	-	-	-	-	-	-	-	-	R/W	0x80	0xE000 C030	

UART0		Bit	Function	Description	Reset value
3.0	DIVADVAL			Baudrate generation pre-scaler divisor value. If this field is 0, fractional baudrate generator will not impact the UART0 baudrate	0
7.4	MULVAL			Baudrate pre-scaler multiplier value. This field must be greater or equal 1 for UART0 to operate properly, regardless of whether the fractional baudrate generator is used or not.	1
31.8	-			Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

Name	Description	Bit functions and addresses								Access	Reset value ³	Address				
		MSB				LSB										
		BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0							
UORBR	Receiver Buffer Register	8-bit Read Data								RO	NA	0xE000 C000 (DLAB=0)				
UOTHR	Transmit Holding Register	8-bit Write Data								WO	NA	0xE000 C000 (DLAB=0)				
UODLL	Divisor Latch LSB	8-bit Data								R/W	0x01	0xE000 C000 (DLAB=1)				
UODLM	Divisor Latch MSB	8-bit Data								R/W	0x00	0xE000 C004 (DLAB=1)				
UIER	Interrupt Enable Register	-	-	-	-	-	-	-	-	EnABTO	EnABEO	R/W	0x00	0xE000 C004 (DLAB=0)		
UIOR	Interrupt ID Reg.	-	-	-	-	-	-	-	-	EnRX Lin.St.Int	EnRX THRE.Int	EnRX DAB.AvInt	RO	0x01	0xE000 C008	
UF0CR	FIFO Control Register	-	-	-	-	-	-	-	-	FIFos Enabled	RX Trigger	TX FIFO Reset	RX FIFO Enable	WO	0x00	0xE000 C008
UOLCR	Line Control Register	DLAB	Set Break	Stick Parity	Even Par.Selct	Parity Enable	No. of Stop Bits	Word Length Select					R/W	0x00	0xE000 C00C	
UOLSR	Line Status Register	RX FIFO Error	TEMT	THRE	BI	FE	PE	OE	DR				RO	0x60	0xE000 C014	
UOSCR	Scratch Pad Reg.	8-bit Data								R/W	0x00	0xE000 C01C				
UOACR	Auto-baud Control Register	-	-	-	-	-	-	-	-	ABTO Int.Cir	ABEO Int.Cir	R/W	0x00	0xE000 C020		
UOFDR	Fractional Divider Register	-	-	-	-	-	-	-	-	Aut.RsInt	Mode	Start	RO	0x10	0xE000 C028	
UOTER	TX Enable Reg.	TXEN	-	-	-	-	-	-	-	-	-	-	R/W	0x80	0xE000 C030	

UART0		Table 102: Baudrates available when using 20 MHz peripheral clock (PCLK = 20 MHz)				
Desired baudrate	MULVAL = 0	DIVADVAL = 0	Optimal MULVAL	DIVADVAL	Fractional pre-scaler value	% error ¹
hex ¹⁶	dec ¹⁰	hex ¹⁶	dec ¹⁰	dec ¹⁰	MULVAL	% error ¹
50	6148	25000	0.0000	25000	1(1+0)	0.0000
75	4118	16667	0.0020	12500	3(3+1)	0.0000
110	2054	11964	0.0052	6250	11(11+9)	0.0000
134.5	244E	9294	0.0034	3993	3(3+4)	0.0001
150	2080	8333	0.0040	6250	3(3+1)	0.0000
300	1047	4167	0.0080	3125	3(3+1)	0.0000
600	0523	2083	0.0160	1250	3(3+2)	0.0000
1200	0412	1042	0.0320	625	3(3+2)	0.0000
1800	0286	694	0.0480	625	3(3+1)	0.0000
2000	0271	625	0.0000	625	1(1+0)	0.0000
2400	0209	511	0.0320	250	12(12+13)	0.0000
3600	0158	347	0.0640	248	5(5+2)	0.0064
4800	0104	260	0.1600	125	12(12+13)	0.0000

UART0		Table 103: Baudrates available when using 20 MHz peripheral clock (PCLK = 20 MHz)				
Desired baudrate	MULVAL = 0	DIVADVAL = 0	Optimal MULVAL	DIVADVAL	Fractional pre-scaler value	% error ¹
hex ¹⁶	dec ¹⁰	hex ¹⁶	dec ¹⁰	dec ¹⁰	MULVAL	% error ¹
7200	00AE	174	0.2240	124	5(5+2)	0.0064
9600	0082	130	0.1600	93	5(5+2)	0.0064
19200	0041	65	0.1600	31	10(10+11)	0.0064
38400	0021	33	1.3760	12	7(7+12)	0.0594
57600	0021	22	1.4480	15	7(7+5)	0.0160
57600	0016	22	1.3760	15	7(7+11)	0.0594
112000	0008	11	1.4400	6	7(7+6)	0.1600
115200	0008	11	1.3760	4	7(7+12)	0.0594
224000	0006	6	7.5200	3	7(7+6)	0.1600
448000	0003	3	7.5200	2	5(5+2)	0.3520

Exemplo: baud = 9600

UODLM = 0x00;
UODLL = 0x82;

$$UART0_{baudrate} = \frac{PCLK}{16 \times (16 \times UODLM + UODLL) \times (1 - \frac{DivAddVal}{MulVal})}$$

UART0		Table 107: UART0 Line Control Register (UOLCR - address 0xE000 C00C) bit description			
Bit	Symbol	Value	Description	Reset value	
1:0	Word Length Select	00	5 bit character length	0	
		01	6 bit character length		
		10	7 bit character length		
		11	8 bit character length		
2	Stop Bit Select	0	1 stop bit.	0	
		1	2 stop bits (1.5 if UOLCR[10]=00).		
3	Parity Enable	0	Disable parity generation and checking.	0	
		1	Enable parity generation and checking.		
5:4	Parity Select	00	Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd.	0	
		01	Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even.		
		10	Forced "1" stick parity.		
		11	Forced "0" stick parity.		
6	Break Control	0	Disable break transmission.	0	
		1	Enable break transmission. Output pin UART0 TXD is forced to logic 0 when UOLCR[6] is active high.		
7	Divisor Latch Access Bit (DLAB)	0	Disable access to Divisor Latches.	0	
		1	Enable access to Divisor Latches.		

ARM LPC2148 (Conversor AD)

ARM Converter 0

A/D Control:
 ADDR: [0x00000000] SEL: [0x0] PDR BURST EDGE
 CLKS: [11clk/10k] CLKDIV: [0x00]
 START: [None] A/D Clock: [15000000]

A/D Global Data & Status:
 ADGDR: [0x00000000] RESULT: [0x000] DONE OVERUN
 ADGSTAT: [0x00000000] CHN: [0x0] ADINT

A/D Channel Data:
 AD0DR0: [0x00000000] RESULT0: [0x000] DONE0 OVERUN0
 AD0DR1: [0x00000000] RESULT1: [0x000] DONE1 OVERUN1
 AD0DR2: [0x00000000] RESULT2: [0x000] DONE2 OVERUN2
 AD0DR3: [0x00000000] RESULT3: [0x000] DONE3 OVERUN3
 AD0DR4: [0x00000000] RESULT4: [0x000] DONE4 OVERUN4
 AD0DR5: [0x00000000] RESULT5: [0x000] DONE5 OVERUN5
 AD0DR6: [0x00000000] RESULT6: [0x000] DONE6 OVERUN6
 AD0DR7: [0x00000000] RESULT7: [0x000] DONE7 OVERUN7

A/D Interrupt Enable:
 ADINTEN0 ADINTEN4
 ADINTEN1 ADINTEN5
 ADINTEN ADINTEN6
 ADINTEN2 ADINTEN7

Analog Inputs:
 AD0IN [0.0000] AD0IN0 [0.0000] AD0IN1 [0.0000] Reference VREF [2.3000]
 AD0IN4 [0.0000] AD0IN6 [0.0000] AD0IN7 [0.0000]

Engenharia de Sistemas Embarcados 43

- Permite especificar a tensão para cada entrada analógica
- Contém os seguintes bits para o controlador AD
 - CLKS: seleciona o número de clocks usados para cada conversão em modo burst
 - START: controla quando e se uma conversão AD é iniciada.
 - SEL: seleciona qual pino da entrada analógica será convertida.
 - CLKDIV: Divisor de clock para produzir a taxa AD.
 - PND: power down
 - BURST:

Outros

- TIMER
- USB
- SSP Controller (Synchronous Serial Port)
- SPI Interface (Serial Peripheral Interface)
- I2C Bus
- PWM (Pulse Width Modulator)
- ADC (Analog-to-Digital Converter)
- DAC (Digital-to-Analog Converter)
- Real Time Clock
- Watchdog Timer
- Flash Memory System and Programming

MCB2300

USB-OTG* 16x2 LCD Panel SD Connector

USB Device (Power) USB Host Ethernet

CAN2 CAN1

Speaker Port LEDs LPC2388 Potentiometer INT0 & Reset Buttons

JTAG COM0 COM1

* MCB2388 and later MCB2387 boards only

Engenharia de Sistemas Embarcados 45